AS4C128M16D2A-25BCN

Alliance Memory
913-4C128M16D2A25BCN
AS4C128M16D2A-25BCN

Mfr.:

Description:
DRAM DDR2, 2G, 128M x 16, 1.8V, 400Mhz, 84ball FBGA, (A-die), Commercial Temp - Tray

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 1.156

Stock:
1.156 Can Dispatch Immediately
Factory Lead Time:
12 Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1
Unit Price:
-,-- €
Ext. Price:
-,-- €
Est. Tariff:

Pricing (EUR)

Qty. Unit Price
Ext. Price
15,98 € 15,98 €
14,83 € 148,30 €
14,36 € 359,00 €
14,01 € 700,50 €
13,30 € 1.330,00 €
12,96 € 2.708,64 €
12,76 € 5.333,68 €
1.045 Quote

Product Attribute Attribute Value Select Attribute
Alliance Memory
Product Category: DRAM
RoHS:  
SDRAM - DDR2
2 Gbit
16 bit
400 MHz
FBGA-84
128 M x 16
400 ps
1.7 V
1.9 V
0 C
+ 85 C
AS4C128M16D2A-25
Tray
Brand: Alliance Memory
Country of Assembly: TW
Country of Diffusion: TW
Country of Origin: TW
Moisture Sensitive: Yes
Mounting Style: SMD/SMT
Product Type: DRAM
Factory Pack Quantity: 209
Subcategory: Memory & Data Storage
Supply Current - Max: 150 mA
Unit Weight: 2,831 g
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

CNHTS:
8542319090
USHTS:
8542320036
JPHTS:
854232021
MXHTS:
8542320201
ECCN:
EAR99

DDR2 SDRAM

Alliance Memory DDR2 SDRAM is designed to comply with DDR2 SDRAM key features. Features such as posted CAS# with additive latency, Write latency=Read latency -1, and On-Die Termination (ODT). All of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and CK# falling). All I/Os are synchronized with a pair of bidirectional strobes (DQS and DQS#) in a source synchronous fashion. The address bus is used to convey row, column, and bank address information in RAS #, CAS# multiplexing style.